

# Synthesizing Programmable Accelerators: A Full-Stack Perspective

Jian Weng, Tony Nowatzki

PolyArch Research Group

University of California, Los Angeles

Nov. 5<sup>th</sup>, 2022



# Increasing Demands on Compute Power




IKEA Place



Google ARCore


- Available on App Store.
- Virtually place 3D models in your own space.

- AR/VR Unity SDK.
- Compatible with Xiaomi.




- Real-time Ray-Tracing
- 2K->4K->8K

High Resolution Gaming Rendering



ML Models



Zero Knowledge  
Proof Protocols

- The sizes of models keep growing
- Lengthy training time and high inference latency

- Emerging domain
- Intensive computation on big integers



# Specialized accelerators are the answer!







IKEA Place




Google ARCore




ML Models




High Resolution Gaming Rendering



Zero Knowledge  
Proof Protocols




# Domain-Specific Accelerator Design




# Insights and Principles

- Idiomatic Specialization
  - Application domains **do not** define an accelerator.  
👉 Computing behaviors of interests (computing idioms) **do**.
- Modularity (Define the design space)
  - Each idiom-specialized feature should be **modular**.  
👉 Hardware and compilation should be modularly flexible.
- Generality and Performance
  - Avoid Von-Neumann overheads while retaining generality.  
👉 **Decoupled-Spatial Paradigm**

# Decoupled-Spatial Architecture Design Automation Domain-Specific



# Specialized Overlay Generation for FPGA Programming




# Roadmap


- Motivation
- **Background**
  - **Decoupled-Spatial Execution**
  - **Design Space**
- Compiler
- Design Space Exploration
- Evaluation
- Future Work

# Decoupled-Spatial Paradigm: Spatial Architecture

```
for (int i = 0; i < n; ++i)  
    c[i] += a[i] * b[i];
```






Sync. FIFO  
(Ports)






# Decoupled-Spatial Paradigm: Decoupled Memory Access

```
for (int i = 0; i < n; ++i)  
    c[i] += a[i] * b[i];
```





# “Vectorization” on Spatial Architecture


- Duplicate resource (Comp. & Mem B/w) occupied to vectorize



- Even more flexibility



Complex  
Multiply



MAC  
Reduction  
Tree

# Address Generator: Coarser Grain Memory Access

- ~~Scalar? Vector?~~

- “Stream”: A set of memory accesses under loop nest
- Dense Memory Generator

```
for (i=0; i<n; ++i)
    for (j=0; j<m; ++j)
        for (k=0; k<p; ++k)
            // request a[i*si+j*sj+k*sk]
```

- Sparse

```
for (i=0; i<m; ++i)
    for (j=0; j<n[i]; ++j)
        // request a[b[i]+j]
```

# Decoupled-Spatial Paradigm: Summary

```
for (int i = 0; i < n; ++i)
    c[i] += a[i] * b[i];
```

main:

```
    li $rs3, 0
```

loop:


```
    load $rs1, a[i]
    load $rs2, b[i]
    mul $rs1, $rs1, $rs2
    load $rs0, c[i]
    add $rs0, $rs1
    store $rs1, c[i]
    add $rs3, $rs3, 1
    blt $rs3, n, loop
```

+ Simpler PE, better memory b/w utilization

- Different execution model for comp. and mem.

main:


```
    ...
    load config
    a[0:n] -> A
    b[0:n] -> B
    c[0:n] -> C
    D -> c[0:n]
    barrier
```



# Topology: Architecture Description Graphs


General Purpose:

SIMD/Vector-Style




Plasticine-PCU  
ISCA'17

ReduceTree-Style



MAERI  
ASPLOS'18

Mesh-Style



Softbrain  
ISCA'17

Hardware Primitives

Process Elem.

Memory


Switch

Scratchpad


Sync. Elel.

App or Domain Specific:


Systolic Array





Matrix-Vector



Complex Multiply



# Parameters: System & Accelerator



- System Params
  - L2 Banks
  - L2 Capacity
  - NoC Bandwidth
  - # Cores

- Spatial Params
  - Common (PEs/switches/mem/ports)
    - Width, Topology
  - Proc Elements (PEs)
    - Func-unit Set, Static/dynamic Sched., Dedicated/Shared
  - Memory Units (stream engines)
    - DMA, SPADs, Recurrence Bus, Generate
    - Capacity
    - Address Patterns Supported (affine, indirect)

## Key Tradeoffs:


Few Big vs More Small Cores?  
L2 Size vs Scratchpad Size?  
More Compute vs More Network?  
Parallelism vs Generality?

**How?** Compiler/DSE must reason about model memory and compute bandwidths + data reuse

# Roadmap

- Motivation
- Background
- Compiler
  - High-Level Abstraction
  - Idiom-Oriented Transformations
- Design Space Exploration
- Evaluation
- Future Work


# Compiling High-Level Lang. to Decoupled Spatial



**Goal: Compiling high-level language to *decoupled-spatial architectures*.**

- Decoupled-Spatial
  - Program behaviors are specialized (executed) on different components.
- Architectures
  - Hardware features may be optional/unavailable.

# Decoupled Spatial Compilation (CONT'D)



**Our Solution: Programmer Hints + Idiomatic Transformation.**

- Programmer Hints
  - How the code should be decoupled?
    - Memory
    - Spatial
  - How to deal with the code concurrency?


# An example of pragma annotation

```
#pragma config ← The offloaded region in this compound body are concurrent
{
    #pragma stream ← The memory accesses below will be restricted
    #pragma offload ← The computational instructions below will be offloaded
    for (i=0; i<n; ++i) {
        c[i] += a[i] * b[i];
    }
}
```

# Decoupling Comp. & Mem.

```
#pragma config
```

```
{  
    #pragma stream  
    #pragma offload  
    for (i=0; i<n; ++i) {  
        c[i] += a[i] * b[i];  
    }  
}
```





```
%1 = config.begin()  
loop:  
    %i = phi [0, preheader],  
          [i.inc]  
    ptr.a = getelem %a, %i  
    val.a = load ptr.a  
    ptr.b = getelem %b, %i  
    val.b = load ptr.b  
    ptr.c = getelem %c, %i  
    val.c = load %c  
    %2 = mul val.a, val.b  
    %3 = add %2, val.c  
    store ptr.c, %3  
    br i<n, loopi, !offload, !stream  
loop.epilog:  
    config.end(%1)
```

```

%1 = config.begin()
loopi:
  %i = phi [0, preheader],
        [i.inc]
  ptr.a = getelem %a, %i
  val.a = load ptr.a
  ptr.b = getelem %b, %i
  val.b = load ptr.b
  ptr.c = getelem %c, %i
  val.c = load %c
  %2 = mul val.a, val.b
  %3 = add %2, val.c
  store ptr.c, %3
  br i<n, loopi, !offload, !stream
loop.epilog:
  config.end(%1)

```



# Analysis & Transformation



Spatial  
Mapper

# Spatial Mapping


How is the dependence graph of computational instructions mapped?



1. Placement: Map instruction to PE's with corresponding capability.
2. Routing: Routing the dependence edges thru the spatial network.
3. Timing: If necessary, balance the timing of data arrival
  - If one of 1-3 is not successful, revert some nodes and repeat 123
  - Estimate the performance: #Inst x (Activity Ratio)
    - Execution is driven by data availability

# Analysis & Transformation

```
%1 = config.begin()  
loopi:  
  %i = phi [0, preheader],  
        [i.inc]  
  
  ptr.a = getelem %a, %i  
  val.a = load ptr.a  
  ptr.b = getelem %b, %i  
  val.b = load ptr.b  
  ptr.c = getelem %c, %i  
  val.c = load %c  
  
  %2 = mul val.a, val.b  
  %3 = add %2, val.c  
  
  store ptr.c, %3  
  
  br i<n, loopi, !offload, !stream  
  
loop.epilog:  
  config.end(%1)
```



# Address Generator: Coarser Grain Memory Access

- ~~Scalar? Vector?~~

- “Stream”: A set of memory accesses under loop nest
- Dense Memory Generator

```
for (i=0; i<n; ++i)
    for (j=0; j<m; ++j)
        for (k=0; k<p; ++k)
            // request a[i*si+j*sj+k*sk]
```

- Sparse



```
for (i=0; i<m; ++i)
    for (j=0; j<n[i]; ++j)
        // request a[b[i]+j]
```

# Analysis & Transformation


```
%1 = config.begin()  
loopi:  
  %i = phi [0, preheader],  
        [i.inc]  
  ptr.a = getelem %a, %i  
  val.a = load ptr.a  
  ptr.b = getelem %b, %i  
  val.b = load ptr.b  
  ptr.c = getelem %c, %i  
  val.c = load %c  
  %2 = mul val.a, val.b  
  %3 = add %2, val.c  
  store ptr.c, %3  
  br i<n, loopi, !offload, !stream  
loop.epilog:  
  config.end(%1)
```

Load Config  
 $a[0:n] \rightarrow A$   
 $b[0:n] \rightarrow B$   
 $c[0:n] \rightarrow C$   
 $D \rightarrow c[0:n]$   
Barrier

Mem. Access:



# Decoupled Spatial Compilation (CONT'D)



## Our Solution: Programmer Hints + Idiomatic Transformation.

- Programmer Hints
  - Specialized xform
- Idiomatic (&Modular) Transformation
  - Fallback xform
  - Analyze the software idiom
  - Inspect the hardware capability
  - Rewrite it accordingly

# Modular Transformation & Fallback

```
// sparse memory access  
for (i=0; i<n; ++i)  
    // request a[b[i]]
```

- Escape using the sparse unit when not available.


```
// specialized xform  
linear(/*arr=*/b,  
      /*len=*/n,  
      /*dst=*/IndPort)  
sparse(/*idx=*/IndPort,  
      /*arr=*/a,  
      /*len=*/n,  
      /*dst=*/DataPort)
```

```
// fallback xform  
for (i=0; i<n; ++i)  
    scalar(/*data=*/a[b[i]],  
          /*dest=*/DataPort);
```

# Roadmap


- Motivation
- Background
- Compiler
- Design Space Exploration
  - Overview
  - Synthesizing Memory Hierarchy
  - Hardware Evolution
  - Scheduling Acceleration
  - Objective Evaluation
- Evaluation
- Future Work

# Automated Design Space Exploration




# Synthesizing Memory Hierarchy: Memory-Improved DFG

```
for (i=0; i<32; ++i) {  
    acc=0;  
    for (j=0; j<32; ++j)  
        acc += a[i*n+j] * b[i];  
    c[i] = acc;  
}
```



(a) Original DFG




(b) mDFG


- Additional Info
  - Array Size
  - Access Reuse
- H/w Specialization
  - Port/Mem Topology
  - L2 Bandwidth
  - SPAD Instances

# Hardware Evolution

Initial Hardware



Arch.  
Modification




Simulated  
Annealing



Objective  
Evaluation

Software  
Remapping







System  
Parameters




Exhaustive  
Search

# Accelerating Spatial Mapping: Reparation


```
// Original Code  
for (i=0; i<n; ++i)  
    c[i] += a[i]*b[i];
```



# Accelerating Spatial Mapping: Preserving



- Replace a s/w by a direct edge.



- Replace a s/w by delay FIFO to match timing.

# Objective Function

Object=Performance/Area

- Performance
  - Spatial architecture essentially enables hardware specialized sw-pipelining
  - The ratio of data availability determines the performance
  - $\text{Perf} = \#\text{Inst} * (\text{Activity Ratio})$ 
    - Insts offloaded
    - Stream
    - Memory B/w
    - ...
- Area
  - ASIC: A regression model can predict the area number
  - FPGA: Predict the occupied % of each available resource type
    - LUT, DSP, FF, BRAM, SRL
    - $\text{Perf}/\max(\%) \text{ Occupied}$


# Roadmap

- Motivation
- Background
- Compiler
- Design Space Exploration
- Evaluation
- Future Work


# Methodology

- 
- The diagram illustrates the methodology flow. On the left, there is a vertical dashed line separating the 'Workload Suites' section from the main methodology steps. To the left of this line, three colored boxes represent different workload suites: 'DSP 5 Kernels' (yellow), 'MachSuite 5 Kernels' (green), and 'Vitis Vision 9 Kernels' (blue). A vertical dashed line extends from the top of the 'Workload Suites' section down to the bottom of the 'Performance' section.
- Workloads
    - MachSuite: A benchmark suite for accelerator design
    - DSP: A set of inductive matrix algorithms
    - Vitis: Xilinx HLS workloads
  - Baseline
    - AutoDSE: A SOTA Automated HLS Framework
  - RTL Impl
    - Chisel for ADG RTL generation
    - Integrated to Chipyard & FireSim
  - Performance
    - VCS Simulation

# A Knob to Generality-Performance Tradeoff



# Performance o/ HLS



# HLS-Oriented Tuning


- HLS generates state machine for inner-most loop body
  - Perfect loop body is preferred
  - Even “if” is preferred

```
// Vanilla Code
for (int i=0; i<n; ++i) {
    // do something-1
    for (int j = 0; j<i; ++j)
        // do something-2
}
```


```
// HLS Preferred
for (int i=0; i<n; ++i) {
    for (int j=0; j<n; ++j) {
        if (j==0) {
            // do something-1
        }
        if (j<i) {
            // do something-2
        }
    }
}
```

# Performance o/ HLS


*We are losing 45% in performance for generality, BUT ...*



# Compilation & Reconfiguration



***10,000x faster in re-compile!***



***100,000x faster in reconf.!***

# Conclusion: Open-Source, Full-Stack E2E!

- Can be a challenger to existing FPGA programming paradigm
  - Comparable performance to HLS
  - Fast reconfigurable and time-multiplexing
  - More programmer-friendly
- Infrastructure available at
  - <https://github.com/PolyArch/dsa-framework>

# Roadmap

- Motivation
- Background
- Compiler
- Design Space Exploration
- Evaluation
- Future Work
  - Revisit What I Left Last Time
  - Extending the Applicability
  - OS Management

# Ongoing Work (On Jan 27th, 2022)


- ~~Design Space Extension~~
  - ~~Multicore Scale up~~
  - Asymmetric Cores
  - ~~Synthesizing Memory Hierarchy~~
- ~~FPGA Prototyping~~

# Extending Applicability to More Contexts

- Objective: Perf/Area
- Accelerators for different contexts require different objectives



**Real-time System:  
Latency (& Thermal)**



**Training in Data Center:  
Energy Eff. & Throughput**

$$S = (1 - f) + \frac{f}{n}$$


n: Number of Cores  
f: Fully Parallel

**W/I can hardly scale up:  
Single-core perf. & Frequency**

- Research Questions :

- How can we encode these requirements in objective functions?
- How can we co-design specialized hardware mechanism and DSE strategies?


# Sharing is a bless or curse?



- How are applications assigned to hardware resources?
- How does the hardware deal with the concurrency?

# Any problem in computer science can be solved by another layer of indirection (abstraction).


—Butler Lampson. Principles for Computer System Design. Turing Award Lecture.  
February 17, 1993



s

ment

- Dynamic: Tag-based isolation



# Q&A: Thank you for listening!

- All the questions and discussions are welcomed!