

# ECE 427/498HK - Advanced VLSI System Design

## Course Staff

Professor: Dong Kai Wang ([dwang47@illinois.edu](mailto:dwang47@illinois.edu))

TA: Stanley Wu ([zaizhou2@illinois.edu](mailto:zaizhou2@illinois.edu))

Office Hour(s): *see schedule on [Canvas](#)*

## Course Description

Students will work in teams on a semester-long project to design and fabricate their own digital, analog, or mixed-signal chip using modern EDA tools. Each team will propose a design in the form of specifications, write an RTL (or equivalent) model for their chip and its components, design schematics, create a testing/debug strategy, and perform layout, integration, and verification of their chip. Final GDS files will be sent to foundry at the end of semester.

## Course Prerequisites

*ECE 425. (ECE 411 Recommended. ECE 482 and 483 Required for Analog Projects.)*

## Major Assignments

- **Project Proposal** – Proposal document and presentation describing the project's goals, high-level design, task division, and timeline. Due on the second week of class.
- **Midterm Report** – Progress report documenting completed designs, verification coverage, schematics and layouts done halfway through the semester. Digital projects are expected to complete RTL design by this deadline.
- **Trial GDS** – Trial GDSII file handed to MPW partner for initial design rule checks, students will have a chance to fix violations after getting feedback from foundry.
- **Final GDS** – Final GDSII file handed to MPW partner, and subsequently to foundry for tapeout. Accompanying specifications and DRC waivers must also be completed.
- **Final Report** – Final project report in IEEE conference paper style documenting the entire design, specifications, verification and test strategies, and challenges faced throughout the entire project.

## Important Deadlines for Fall 2024

[Trial GDS – 11/13/2024](#)

[Final GDS – 11/20/2024](#)

## Late Assignment Policy

*Late assignments may be submitted within 24 hours of the deadline at a 10% grade penalty, this applies only to written assignments (reports). Trial and Final GDS deadlines are exact with no extensions allowed (we must adhere to foundry deadlines).*

## Reference Texts

- *CMOS VLSI Design: A Circuits and Systems Perspective* by Harris and Weste.
- *Digital Integrated Circuit Design Using Verilog and SystemVerilog* by R. W. Mehler.
- *SystemVerilog for Verification* by Chris Spear.
- *VLSI Test Principles and Architectures: Design for Testability* by Cheng-Wen Wu.

## Course Schedule

<i>Date</i>	<i>Lecture</i>	<i>Expected Project Timeline</i>	
08/27/2024	Course Introduction	<b>Environment Setup</b>	
09/03/2024	Project Proposal Presentations	<b>Hardware Design Phase</b>	
09/05/2024	<b>ASIC Design Workflow</b>		
09/12/2024	<b>EDA Software Tutorial</b>		
09/19/2024	<b>Writing Synthesizable RTL</b>		
09/26/2024	<u>Group Progress Review</u>		
	<b>Memories and IPs</b>		
10/01/2024	<b>Design Verification (I)</b>  - SystemVerilog Assertions		
10/03/2024	<b>Design Verification (II)</b>  - Advanced Testbench Features		
10/10/2024	<b>Hardware Synthesis (w/ Design Compiler)</b>  - Synopsys DC In-depth Tutorial  - Multiple Clock Domains		
10/15/2024	<b>Midterm Progress Review</b>		<b>RTL Freeze / Midterm Report</b>
10/17/2024	<b>Physical Implementation (I)</b>  - Floorplanning and Power Planning	<b>Physical Design Phase</b>	
10/22/2024	<b>Physical Implementation (II)</b>  - Clock Tree Synthesis  - Place and Route Optimizations		
10/29/2024	<b>Physical Implementation (III)</b>  - Static Timing Analysis  - Parasitic Extraction		
10/31/2024	<b>Pre-Silicon Validation (I)</b>  - DRC and LVS		
11/05/2024	<u>Group Progress Review</u> <b>Pre-Silicon Validation (II)</b>		
11/12/2024	<i>Office Hours</i>		
11/13/2024	<b>Trial GDS Handoff</b>		<b>Trial GDS Due</b>
11/19/2024	<i>Office Hours</i>		
11/20/2024	<b>Final GDS Handoff</b>		<b>Final GDS Due</b>
11/26/2024	<i>Fall Break</i>		
11/28/2024	<b>Special Topics</b>		
12/03/2024	<b>Special Topics</b>		
12/10/2024	<b>Project Presentations</b>	<b>Final Report</b>	

*Note: Special topics and guest lectures may vary by semester.*

## Weekly Progress Meetings

In addition to the midterm and final progress reports, there will be two minor group progress reviews in-class on 9/26 and 11/5. Furthermore, each group is required to meet with course staff every week to discuss their progress. We recommend that all group members attend but exceptions can be made if scheduling is difficult. Further instructions can be found on Canvas.

## Grading Breakdown

### ECE 427/498HK Grading Policy

Percentage	Assignment	Description
10%	Attendance / Progress Reviews	Attend lectures and weekly progress meetings. <ul style="list-style-type: none"><li>2% In-class lecture attendance.</li><li>4% Four progress reviews and evaluations.</li><li>4% Weekly office hours attendance (group).</li></ul>
5%	Project Proposal	Proposal document and presentation (due week 1). <ul style="list-style-type: none"><li>4% Proposal satisfies all criteria indicated on Canvas.</li><li>1% Proposal presentation.</li></ul>
10%	Mid-Term Report	Written mid-semester progress report (due week 8). <ul style="list-style-type: none"><li>3% Report satisfies all mid-term report criteria.</li><li>5% Completed RTL design according to timeline.</li><li>2% Individual contribution.</li></ul>
10%	Final Presentation	Oral final presentation (week 16). <ul style="list-style-type: none"><li>3% Presentation clarity and member attendance.</li><li>2% Answers to instructor and student questions.</li><li>5% Quality of final design based on specifications.</li></ul>
15%	Final Report	Written final report (week 16). <ul style="list-style-type: none"><li>2% Design documentation.</li><li>3% Accomplished features relative to proposal.</li><li>5% Individual contribution.</li><li>5% Final GDS submission.</li></ul>
50%	Project Completion	Final design and physical implementation (week 16). <ul style="list-style-type: none"><li>10% Completed RTL design and verification.</li><li>10% Completed synthesis and submitted netlist.</li><li>10% Completed physical implementation.</li><li>20% Individual contributions to project.</li></ul>

[Note] The project is done in groups of 4-6 students.

## Grading Scale

Note that the letter grade scale provided below may be adjusted based on the class average.  
**A** > 92%, **A-** > 88%, **B+** > 84%, **B** > 80%, **B-** > 75%, **C** > 60%, **D** > 50%, **F** < 50%.

## Acknowledgements

The Fall 2024 offering of ECE 498HK is sponsored by an Intel VLSI Curriculum Grant. We thank our sponsors for providing valuable resources and funding for silicon tapeout.